<?xml version="1.0"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
	<id>https://rs-485.com/index.php?action=history&amp;feed=atom&amp;title=STD_Bus</id>
	<title>STD Bus - Revision history</title>
	<link rel="self" type="application/atom+xml" href="https://rs-485.com/index.php?action=history&amp;feed=atom&amp;title=STD_Bus"/>
	<link rel="alternate" type="text/html" href="https://rs-485.com/index.php?title=STD_Bus&amp;action=history"/>
	<updated>2026-05-04T01:42:33Z</updated>
	<subtitle>Revision history for this page on the wiki</subtitle>
	<generator>MediaWiki 1.42.3</generator>
	<entry>
		<id>https://rs-485.com/index.php?title=STD_Bus&amp;diff=893&amp;oldid=prev</id>
		<title>RS-485: Imported from Wikipedia (overwrite)</title>
		<link rel="alternate" type="text/html" href="https://rs-485.com/index.php?title=STD_Bus&amp;diff=893&amp;oldid=prev"/>
		<updated>2026-05-03T07:26:57Z</updated>

		<summary type="html">&lt;p&gt;Imported from Wikipedia (overwrite)&lt;/p&gt;
&lt;p&gt;&lt;b&gt;New page&lt;/b&gt;&lt;/p&gt;&lt;div&gt;{{Short description|Computer bus}}&lt;br /&gt;
{{multiple image&lt;br /&gt;
|total_width = 250&lt;br /&gt;
|direction   = vertical&lt;br /&gt;
|image1      = Jonos escort9-terminal-interface-top.jpg&lt;br /&gt;
|image2      = Jonos escort13-C2150-upgrade-top.jpg&lt;br /&gt;
|image3      = Jonos escort15-CPU-serial-top.jpg&lt;br /&gt;
|image4      = Jonos escort7-FDC-top.jpg&lt;br /&gt;
|footer      = STD computer cards&lt;br /&gt;
}}&lt;br /&gt;
&lt;br /&gt;
The &amp;#039;&amp;#039;&amp;#039;STD Bus&amp;#039;&amp;#039;&amp;#039; is a [[bus (computing)|computer bus]] that was used primarily for [[industrial control system]]s, but has also found applications in [[computing]]. The STD Bus has also been designated as &amp;#039;&amp;#039;&amp;#039;STD-80&amp;#039;&amp;#039;&amp;#039;, referring to its relation to the [[Zilog Z80]] series [[microprocessor]]s. The term &amp;#039;&amp;#039;STD&amp;#039;&amp;#039; is in reference to &amp;quot;standard&amp;quot;, but several marketing terms were also promulgated, including &amp;#039;&amp;#039;simple to design&amp;#039;&amp;#039;, &amp;#039;&amp;#039;simple to debug&amp;#039;&amp;#039;, and &amp;#039;&amp;#039;swift to deliver&amp;#039;&amp;#039;.&lt;br /&gt;
&lt;br /&gt;
==Description==&lt;br /&gt;
The STD Bus uses 6.5&amp;quot; by 4.5&amp;quot; [[expansion card]] with an [[edge connector]] with 56 pins. Many different types of cards have been available for the STD Bus, from processing cards, [[Random-access memory|RAM]] cards, [[Input/output|I/O]] cards, and specialized cards for various applications.&lt;br /&gt;
&lt;br /&gt;
The use of the STD bus has declined. From the over one hundred manufacturers of components during its peak, vendor numbers have dwindled to under a dozen, but it is still used by hobbyists, manufacturers and in industrial applications. &lt;br /&gt;
&lt;br /&gt;
==Connector pin assignments==&lt;br /&gt;
The STD Bus has a card edge connector with 56 contacts. The pin configuration is as follows. Flow is relative using an STD Bus processor card.&amp;lt;ref&amp;gt;Prolog 7801 8085A Processor Card Specifications September 1981&amp;lt;/ref&amp;gt;&lt;br /&gt;
&lt;br /&gt;
{| class=&amp;quot;wikitable&amp;quot;&lt;br /&gt;
|-&lt;br /&gt;
! Pin !! [[Mnemonic]] !! Signal flow !! Description !! Pin !! Mnemonic !! Signal flow !! Description&lt;br /&gt;
|-&lt;br /&gt;
| 1 || +5V || In || Logic [[Voltage|power]] || 2 || +5V || In || Logic power&lt;br /&gt;
|-&lt;br /&gt;
| 3 || GND || In || Logic [[Ground (electricity)|ground]] || 4 || GND || In || Logic ground&lt;br /&gt;
|-&lt;br /&gt;
| 5 || -5V || In || Negative logic power || 6 || -5V || In || Negative logic power&lt;br /&gt;
|-&lt;br /&gt;
| 7 || D3 || In/out || [[Data (computing)|Data]] bus || 8 || D7 || In/out || Data bus&lt;br /&gt;
|-&lt;br /&gt;
| 9 || D2 || In/out || Data bus || 10 || D6 || In/out || Data bus &lt;br /&gt;
|-&lt;br /&gt;
| 11 || D1 || In/out || Data bus || 12 || D5 || In/out || Data bus &lt;br /&gt;
|-&lt;br /&gt;
| 13 || D0 || In/out || Data bus || 14 || D4 || In/out || Data bus &lt;br /&gt;
|-&lt;br /&gt;
| 15 || A7 || Out || [[Memory address|Address]] bus || 16 || A15 || Out || Address bus&lt;br /&gt;
|-&lt;br /&gt;
| 17 || A6 || Out || Address bus || 18 || A14 || Out || Address bus&lt;br /&gt;
|-&lt;br /&gt;
| 19 || A5 || Out || Address bus || 20 || A13 || Out || Address bus&lt;br /&gt;
|-&lt;br /&gt;
| 21 || A4 || Out || Address bus || 22 || A12 || Out || Address bus&lt;br /&gt;
|-&lt;br /&gt;
| 23 || A3 || Out || Address bus || 24 || A11 || Out || Address bus&lt;br /&gt;
|-&lt;br /&gt;
| 25 || A2 || Out || Address bus || 26 || A10 || Out || Address bus&lt;br /&gt;
|-&lt;br /&gt;
| 27 || A1 || Out || Address bus || 28 || A9 || Out || Address bus&lt;br /&gt;
|-&lt;br /&gt;
| 29 || A0 || Out || Address bus || 30 || A8 || Out || Address bus&lt;br /&gt;
|-&lt;br /&gt;
| 31 || WR || Out || Write to [[Computer memory|memory]] or [[I/O]] || 32 || RD || Out || Read to memory or I/O&lt;br /&gt;
|-&lt;br /&gt;
| 33 || IORQ || Out || I/O address select || 34 || MEMRQ || Out || Memory address select&lt;br /&gt;
|-&lt;br /&gt;
| 35 || IOEX || Out || I/O expansion || 36 || MEMEX || Out || Memory expansion&lt;br /&gt;
|-&lt;br /&gt;
| 37 || REFRESH || Out || Refresh timing || 38 || MCSYNC || Out || CPU machine cycle sync&lt;br /&gt;
|-&lt;br /&gt;
| 39 || STATUS 1 || Out || CPU status || 40 || STATUS 0 || Out || CPU status&lt;br /&gt;
|-&lt;br /&gt;
| 41 || BUSAK || Out || Bus acknowledge || 42 || BUSRQ || In || Bus request&lt;br /&gt;
|-&lt;br /&gt;
| 43 || INTAK || Out || [[Interrupt]] acknowledge || 44 || INTRQ || In || Interrupt request&lt;br /&gt;
|-&lt;br /&gt;
| 45 || WAITRQ || In || Wait request || 46 || NMIRQ || In || [[Mask (computing)|Non-maskable]] interrupt&lt;br /&gt;
|-&lt;br /&gt;
| 47 || SYSRESET || Out || System reset || 48 || PBRESET || In || Push button reset&lt;br /&gt;
|-&lt;br /&gt;
| 49 || CLK || Out || [[Clock signal|Clock]] from processor || 50 || CNTRL || In || Aux timing&lt;br /&gt;
|-&lt;br /&gt;
| 51 || PCO || Out || Priority chain out || 52 || PCI || In || Priority chain in&lt;br /&gt;
|-&lt;br /&gt;
| 53 || AUX GND || In || Aux ground || 54 || AUX GND || In || Aux ground&lt;br /&gt;
|-&lt;br /&gt;
| 55 || AUX +12V || In || Aux positive || 56 || AUX -12V || In || Aux negative&lt;br /&gt;
|}&lt;br /&gt;
&lt;br /&gt;
==Applications==&lt;br /&gt;
A focus of the STD bus was its ability to build a system using the exact bus cards required for an application.  The compact size of a card made the STD bus system more adaptable to various applications than the contemporary computer buses of the mid-1980s such as the [[S-100 bus|S-100]] and the [[SS-50 bus|SS-50]], because it could use [[servo control]] cards along with a fully [[Computer programming|programmable computer]] for [[Operation (mathematics)|mathematical operations]].&lt;br /&gt;
&lt;br /&gt;
In applications for running an [[Observatory|astronomical observatory]], the large industrial base of cards, and the system&amp;#039;s expandability, made the system desirable for use in a [[Photometry (optics)|photometry]] lab to control the [[telescope]] as well as do the [[data logging]] and computations required.&amp;lt;ref&amp;gt;The STD Bus and other microcomputer buses for photometrists. By Russell M. Genet and Douglass J. Sauer. From the Fairborn Observatory in Fairborn Ohio.&amp;lt;/ref&amp;gt;&lt;br /&gt;
&lt;br /&gt;
In typical university laboratory settings of the mid - late 80&amp;#039;s, STD bus data acquisition systems were commonplace using Z80 or similar processor cards for the data capture, processing and control, parallel I/O cards for experiment control as well as analogue to digital conversion cards for reading experiment analogue parameters. Such systems would only occupy minimal rack space, while providing full [[CP/M]] processing features.&amp;lt;ref&amp;gt;MICRO-LEARN: A low cost microprocessor development system for laboratory use based on the STD bus, Z-80 CPU and CP/M Operating system. By D. Crosetto(INFN, Turin), Zhong-Ren Gao(Beijing, Inst. Phys.)&amp;lt;/ref&amp;gt;&lt;br /&gt;
&lt;br /&gt;
==STD-32==&lt;br /&gt;
The STD-32 is a [[pin compatibility|pin compatible]] STD interface that allows the co-existence of both 8-bit and 32-bit systems on a single bus. This is accomplished by the addition of pins between the normal pins that do not connect, nor do they interfere with the original specification. This allows with the proper STD-32 [[backplane]] the ability to run [[legacy system|legacy]] cards used for specific applications on the same bus without having to upgrade the complete system.&lt;br /&gt;
&lt;br /&gt;
==References==&lt;br /&gt;
{{Reflist}}&lt;br /&gt;
&lt;br /&gt;
{{Computer-bus}}&lt;br /&gt;
&lt;br /&gt;
[[Category:Computer buses]]&lt;/div&gt;</summary>
		<author><name>RS-485</name></author>
	</entry>
</feed>