Editing Advanced eXtensible Interface (section)

== Channels ==
In the AXI specification, five [[Communication channel|channels]] are described:<ref>{{cite web |author1=Arm Holdings |title=AMBA AXI and ACE Protocol Specification |url=https://static.docs.arm.com/ihi0022/e/IHI0022E_amba_axi_and_ace_protocol_spec.pdf |website=developer.arm.com |access-date=5 July 2019 |pages=22–23 |language=en |archive-date=5 July 2019 |archive-url=https://web.archive.org/web/20190705083043/https://static.docs.arm.com/ihi0022/e/IHI0022E_amba_axi_and_ace_protocol_spec.pdf |url-status=dead }}</ref>

* Read Address channel (AR)
* Read Data channel (R)
* Write Address channel (AW)
* Write Data channel (W)
* Write Response channel (B)

Other than some basic ordering rules,<ref>{{cite web |author1=Arm Holdings |title=AMBA AXI and ACE Protocol Specification |url=https://static.docs.arm.com/ihi0022/e/IHI0022E_amba_axi_and_ace_protocol_spec.pdf |website=developer.arm.com |access-date=5 July 2019 |page=40 |language=en |archive-date=5 July 2019 |archive-url=https://web.archive.org/web/20190705083043/https://static.docs.arm.com/ihi0022/e/IHI0022E_amba_axi_and_ace_protocol_spec.pdf |url-status=dead }}</ref> each [[Communication channel|channel]] is independent from each other and has its own couple of <code>xVALID/xREADY</code> [[Handshake (computing)|handshake]] signals.<ref>{{cite web |author1=Arm Holdings |title=AMBA AXI and ACE Protocol Specification |url=https://static.docs.arm.com/ihi0022/e/IHI0022E_amba_axi_and_ace_protocol_spec.pdf |website=developer.arm.com |access-date=5 July 2019 |page=38 |language=en |archive-date=5 July 2019 |archive-url=https://web.archive.org/web/20190705083043/https://static.docs.arm.com/ihi0022/e/IHI0022E_amba_axi_and_ace_protocol_spec.pdf |url-status=dead }}</ref>

{{multiple image
 | align = center
 | total_width = 1000

 | image1 = AXI read channels.svg
 | alt1 = AXI read channels
 | caption1 = AXI Read Address and Read Data channels.

 | image2 = AXI write channels.svg
 | alt2 = AXI write channels
 | caption2 = AXI Write Address, Write Data and Write Response channels.
}}